![]() |
AI Engine-ML v2 Intrinsics User Guide
v2025.1
|
elem_64 | |
| v64accfloat | mul_elem_64 (v64bfloat16 a, v64bfloat16 b) |
| v64accfloat | negmul_elem_64 (v64bfloat16 a, v64bfloat16 b) |
| v64accfloat | mac_elem_64 (v64bfloat16 a, v64bfloat16 b, v64accfloat acc) |
| v64accfloat | msc_elem_64 (v64bfloat16 a, v64bfloat16 b, v64accfloat acc) |
| v64accfloat | addmac_elem_64 (v64bfloat16 a, v64bfloat16 b, v64accfloat acc1, v64accfloat acc2) |
| v64accfloat | addmsc_elem_64 (v64bfloat16 a, v64bfloat16 b, v64accfloat acc1, v64accfloat acc2) |
elem_64 with dynamic sign | |
| v64accfloat | mul_elem_64 (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y) |
| v64accfloat | negmul_elem_64 (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y) |
| v64accfloat | mac_elem_64 (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc) |
| v64accfloat | msc_elem_64 (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc) |
| v64accfloat | addmac_elem_64 (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc1, v64accfloat acc2) |
| v64accfloat | addmsc_elem_64 (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc1, v64accfloat acc2) |
elem_64 with dynamic negation of multiplication result | |
| v64accfloat | mul_elem_64_conf (v64bfloat16 a, v64bfloat16 b, int sub_mul) |
| v64accfloat | negmul_elem_64_conf (v64bfloat16 a, v64bfloat16 b, int sub_mul) |
elem_64 with dynamic negation of multiplication result, zeroing of acc1, negation of acc1 | |
| v64accfloat | mac_elem_64_conf (v64bfloat16 a, v64bfloat16 b, v64accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v64accfloat | msc_elem_64_conf (v64bfloat16 a, v64bfloat16 b, v64accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v64accfloat | addmac_elem_64_conf (v64bfloat16 a, v64bfloat16 b, v64accfloat acc1, v64accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v64accfloat | addmsc_elem_64_conf (v64bfloat16 a, v64bfloat16 b, v64accfloat acc1, v64accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
elem_64 with dynamic sign and dynamic negation of multiplication result | |
| v64accfloat | mul_elem_64_conf (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, int sub_mul) |
| v64accfloat | negmul_elem_64_conf (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, int sub_mul) |
| v64accfloat | mac_elem_64_conf (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v64accfloat | msc_elem_64_conf (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v64accfloat | addmac_elem_64_conf (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc1, v64accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v64accfloat | addmsc_elem_64_conf (v64bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v64accfloat acc1, v64accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
elem_32 | |
| v32accfloat | mul_elem_32 (v32bfloat16 a, v32bfloat16 b) |
| v32accfloat | negmul_elem_32 (v32bfloat16 a, v32bfloat16 b) |
| v32accfloat | mac_elem_32 (v32bfloat16 a, v32bfloat16 b, v32accfloat acc) |
| v32accfloat | msc_elem_32 (v32bfloat16 a, v32bfloat16 b, v32accfloat acc) |
| v32accfloat | addmac_elem_32 (v32bfloat16 a, v32bfloat16 b, v32accfloat acc1, v32accfloat acc2) |
| v32accfloat | addmsc_elem_32 (v32bfloat16 a, v32bfloat16 b, v32accfloat acc1, v32accfloat acc2) |
elem_32 with dynamic sign | |
| v32accfloat | mul_elem_32 (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y) |
| v32accfloat | negmul_elem_32 (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y) |
| v32accfloat | mac_elem_32 (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc) |
| v32accfloat | msc_elem_32 (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc) |
| v32accfloat | addmac_elem_32 (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2) |
| v32accfloat | addmsc_elem_32 (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2) |
elem_32 with dynamic negation of multiplication result | |
| v32accfloat | mul_elem_32_conf (v32bfloat16 a, v32bfloat16 b, int sub_mul) |
| v32accfloat | negmul_elem_32_conf (v32bfloat16 a, v32bfloat16 b, int sub_mul) |
elem_32 with dynamic negation of multiplication result, zeroing of acc1, negation of acc1 | |
| v32accfloat | mac_elem_32_conf (v32bfloat16 a, v32bfloat16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_elem_32_conf (v32bfloat16 a, v32bfloat16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_elem_32_conf (v32bfloat16 a, v32bfloat16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_elem_32_conf (v32bfloat16 a, v32bfloat16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
elem_32 with dynamic sign and dynamic negation of multiplication result | |
| v32accfloat | mul_elem_32_conf (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, int sub_mul) |
| v32accfloat | negmul_elem_32_conf (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, int sub_mul) |
| v32accfloat | mac_elem_32_conf (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_elem_32_conf (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_elem_32_conf (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_elem_32_conf (v32bfloat16 a, int sgn_x, v32bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
4x8_8x8 with dynamic negation of multiplication result, zeroing of acc1, negation of acc1 | |
| v32accfloat | mac_4x8_8x8_conf (v32bfloat16 a, v64bfloat16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32bfloat16 a, v64bfloat16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32bfloat16 a, v64bfloat16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32bfloat16 a, v64bfloat16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | mac_4x8_8x8_conf (v32bfloat16 a, v64float16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32bfloat16 a, v64float16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32bfloat16 a, v64float16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32bfloat16 a, v64float16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | mac_4x8_8x8_conf (v32float16 a, v64bfloat16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32float16 a, v64bfloat16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32float16 a, v64bfloat16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32float16 a, v64bfloat16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | mac_4x8_8x8_conf (v32float16 a, v64float16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32float16 a, v64float16 b, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32float16 a, v64float16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32float16 a, v64float16 b, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mac_4x8_8x8_conf (v32uint16 a, v64uint16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32uint16 a, v64uint16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32uint16 a, v64uint16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32uint16 a, v64uint16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mac_4x8_8x8_conf (v32uint16 a, v64int16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32uint16 a, v64int16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32uint16 a, v64int16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32uint16 a, v64int16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mac_4x8_8x8_conf (v32int16 a, v64uint16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32int16 a, v64uint16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32int16 a, v64uint16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32int16 a, v64uint16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mac_4x8_8x8_conf (v32int16 a, v64int16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32int16 a, v64int16_sparse b, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32int16 a, v64int16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32int16 a, v64int16_sparse b, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
4x8_8x8 with dynamic sign and dynamic negation of multiplication result | |
| v32accfloat | mul_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, int sub_mul) |
| v32accfloat | negmul_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, int sub_mul) |
| v32accfloat | mac_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | mul_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64float16 b, int sgn_y, int sub_mul) |
| v32accfloat | negmul_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64float16 b, int sgn_y, int sub_mul) |
| v32accfloat | mac_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32bfloat16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | mul_4x8_8x8_conf (v32float16 a, int sgn_x, v64bfloat16 b, int sgn_y, int sub_mul) |
| v32accfloat | negmul_4x8_8x8_conf (v32float16 a, int sgn_x, v64bfloat16 b, int sgn_y, int sub_mul) |
| v32accfloat | mac_4x8_8x8_conf (v32float16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32float16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32float16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32float16 a, int sgn_x, v64bfloat16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | mul_4x8_8x8_conf (v32float16 a, int sgn_x, v64float16 b, int sgn_y, int sub_mul) |
| v32accfloat | negmul_4x8_8x8_conf (v32float16 a, int sgn_x, v64float16 b, int sgn_y, int sub_mul) |
| v32accfloat | mac_4x8_8x8_conf (v32float16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | msc_4x8_8x8_conf (v32float16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc, int zero_acc, int sub_mul, int sub_acc1) |
| v32accfloat | addmac_4x8_8x8_conf (v32float16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat | addmsc_4x8_8x8_conf (v32float16 a, int sgn_x, v64float16 b, int sgn_y, v32accfloat acc1, v32accfloat acc2, int zero_acc1, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mul_4x8_8x8_conf (v32uint16 a, int sgn_x, v64uint16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | negmul_4x8_8x8_conf (v32uint16 a, int sgn_x, v64uint16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | mac_4x8_8x8_conf (v32uint16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32uint16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32uint16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32uint16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mul_4x8_8x8_conf (v32uint16 a, int sgn_x, v64int16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | negmul_4x8_8x8_conf (v32uint16 a, int sgn_x, v64int16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | mac_4x8_8x8_conf (v32uint16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32uint16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32uint16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32uint16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mul_4x8_8x8_conf (v32int16 a, int sgn_x, v64uint16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | negmul_4x8_8x8_conf (v32int16 a, int sgn_x, v64uint16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | mac_4x8_8x8_conf (v32int16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32int16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32int16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32int16 a, int sgn_x, v64uint16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | mul_4x8_8x8_conf (v32int16 a, int sgn_x, v64int16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | negmul_4x8_8x8_conf (v32int16 a, int sgn_x, v64int16_sparse b, int sgn_y, int sub_mul) |
| v32acc64 | mac_4x8_8x8_conf (v32int16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | msc_4x8_8x8_conf (v32int16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc, int zero_acc, int shift16, int sub_mul, int sub_acc1) |
| v32acc64 | addmac_4x8_8x8_conf (v32int16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32acc64 | addmsc_4x8_8x8_conf (v32int16 a, int sgn_x, v64int16_sparse b, int sgn_y, v32acc64 acc1, v32acc64 acc2, int zero_acc1, int shift16, int sub_mul, int sub_acc1, int sub_acc2) |
| v32accfloat addmac_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_4x8_8x8 | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmac_4x8_8x8 | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_4x8_8x8_conf | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmac_4x8_8x8_conf | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_elem_32 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_elem_32 | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmac_elem_32_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmac_elem_32_conf | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v64accfloat addmac_elem_64 | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2 ) |
| v64accfloat addmac_elem_64 | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2 ) |
| v64accfloat addmac_elem_64_conf | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v64accfloat addmac_elem_64_conf | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_4x8_8x8 | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32acc64 addmsc_4x8_8x8 | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_4x8_8x8_conf | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32acc64 addmsc_4x8_8x8_conf | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc1, | ||
| v32acc64 | acc2, | ||
| int | zero_acc1, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_elem_32 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_elem_32 | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2 ) |
| v32accfloat addmsc_elem_32_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat addmsc_elem_32_conf | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc1, | ||
| v32accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v64accfloat addmsc_elem_64 | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2 ) |
| v64accfloat addmsc_elem_64 | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2 ) |
| v64accfloat addmsc_elem_64_conf | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v64accfloat addmsc_elem_64_conf | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc1, | ||
| v64accfloat | acc2, | ||
| int | zero_acc1, | ||
| int | sub_mul, | ||
| int | sub_acc1, | ||
| int | sub_acc2 ) |
| v32accfloat mac_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat mac_4x8_8x8 | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc ) |
| v32acc64 mac_4x8_8x8 | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_4x8_8x8_conf | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 mac_4x8_8x8_conf | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_elem_32 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat mac_elem_32 | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat mac_elem_32_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mac_elem_32_conf | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v64accfloat mac_elem_64 | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc ) |
| v64accfloat mac_elem_64 | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc ) |
| v64accfloat mac_elem_64_conf | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v64accfloat mac_elem_64_conf | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat msc_4x8_8x8 | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc ) |
| v32acc64 msc_4x8_8x8 | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_4x8_8x8_conf | ( | v32float16 | a, |
| v64float16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32acc64 msc_4x8_8x8_conf | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| v32acc64 | acc, | ||
| int | zero_acc, | ||
| int | shift16, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_elem_32 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc ) |
| v32accfloat msc_elem_32 | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc ) |
| v32accfloat msc_elem_32_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat msc_elem_32_conf | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| v32accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v64accfloat msc_elem_64 | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc ) |
| v64accfloat msc_elem_64 | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc ) |
| v64accfloat msc_elem_64_conf | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| v64accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v64accfloat msc_elem_64_conf | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| v64accfloat | acc, | ||
| int | zero_acc, | ||
| int | sub_mul, | ||
| int | sub_acc1 ) |
| v32accfloat mul_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y ) |
| v32accfloat mul_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y ) |
| v32accfloat mul_4x8_8x8 | ( | v32bfloat16 | a, |
| v64bfloat16 | b ) |
| v32accfloat mul_4x8_8x8 | ( | v32bfloat16 | a, |
| v64float16 | b ) |
| v32accfloat mul_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y ) |
| v32accfloat mul_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y ) |
| v32accfloat mul_4x8_8x8 | ( | v32float16 | a, |
| v64bfloat16 | b ) |
| v32accfloat mul_4x8_8x8 | ( | v32float16 | a, |
| v64float16 | b ) |
| v32acc64 mul_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 mul_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 mul_4x8_8x8 | ( | v32int16 | a, |
| v64int16_sparse | b ) |
| v32acc64 mul_4x8_8x8 | ( | v32int16 | a, |
| v64uint16_sparse | b ) |
| v32acc64 mul_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 mul_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 mul_4x8_8x8 | ( | v32uint16 | a, |
| v64int16_sparse | b ) |
| v32acc64 mul_4x8_8x8 | ( | v32uint16 | a, |
| v64uint16_sparse | b ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| int | sub_mul ) |
| v32accfloat mul_4x8_8x8_conf | ( | v32float16 | a, |
| v64float16 | b, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| int | sub_mul ) |
| v32acc64 mul_4x8_8x8_conf | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| int | sub_mul ) |
| v32accfloat mul_elem_32 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y ) |
| v32accfloat mul_elem_32 | ( | v32bfloat16 | a, |
| v32bfloat16 | b ) |
| v32accfloat mul_elem_32_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat mul_elem_32_conf | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| int | sub_mul ) |
| v64accfloat mul_elem_64 | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y ) |
| v64accfloat mul_elem_64 | ( | v64bfloat16 | a, |
| v64bfloat16 | b ) |
| v64accfloat mul_elem_64_conf | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v64accfloat mul_elem_64_conf | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y ) |
| v32accfloat negmul_4x8_8x8 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y ) |
| v32accfloat negmul_4x8_8x8 | ( | v32bfloat16 | a, |
| v64bfloat16 | b ) |
| v32accfloat negmul_4x8_8x8 | ( | v32bfloat16 | a, |
| v64float16 | b ) |
| v32accfloat negmul_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y ) |
| v32accfloat negmul_4x8_8x8 | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y ) |
| v32accfloat negmul_4x8_8x8 | ( | v32float16 | a, |
| v64bfloat16 | b ) |
| v32accfloat negmul_4x8_8x8 | ( | v32float16 | a, |
| v64float16 | b ) |
| v32acc64 negmul_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 negmul_4x8_8x8 | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 negmul_4x8_8x8 | ( | v32int16 | a, |
| v64int16_sparse | b ) |
| v32acc64 negmul_4x8_8x8 | ( | v32int16 | a, |
| v64uint16_sparse | b ) |
| v32acc64 negmul_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 negmul_4x8_8x8 | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y ) |
| v32acc64 negmul_4x8_8x8 | ( | v32uint16 | a, |
| v64int16_sparse | b ) |
| v32acc64 negmul_4x8_8x8 | ( | v32uint16 | a, |
| v64uint16_sparse | b ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64bfloat16 | b, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32bfloat16 | a, |
| v64float16 | b, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32float16 | a, |
| int | sgn_x, | ||
| v64float16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32float16 | a, |
| v64bfloat16 | b, | ||
| int | sub_mul ) |
| v32accfloat negmul_4x8_8x8_conf | ( | v32float16 | a, |
| v64float16 | b, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32int16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32int16 | a, |
| v64int16_sparse | b, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32int16 | a, |
| v64uint16_sparse | b, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64int16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32uint16 | a, |
| int | sgn_x, | ||
| v64uint16_sparse | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32uint16 | a, |
| v64int16_sparse | b, | ||
| int | sub_mul ) |
| v32acc64 negmul_4x8_8x8_conf | ( | v32uint16 | a, |
| v64uint16_sparse | b, | ||
| int | sub_mul ) |
| v32accfloat negmul_elem_32 | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y ) |
| v32accfloat negmul_elem_32 | ( | v32bfloat16 | a, |
| v32bfloat16 | b ) |
| v32accfloat negmul_elem_32_conf | ( | v32bfloat16 | a, |
| int | sgn_x, | ||
| v32bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v32accfloat negmul_elem_32_conf | ( | v32bfloat16 | a, |
| v32bfloat16 | b, | ||
| int | sub_mul ) |
| v64accfloat negmul_elem_64 | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y ) |
| v64accfloat negmul_elem_64 | ( | v64bfloat16 | a, |
| v64bfloat16 | b ) |
| v64accfloat negmul_elem_64_conf | ( | v64bfloat16 | a, |
| int | sgn_x, | ||
| v64bfloat16 | b, | ||
| int | sgn_y, | ||
| int | sub_mul ) |
| v64accfloat negmul_elem_64_conf | ( | v64bfloat16 | a, |
| v64bfloat16 | b, | ||
| int | sub_mul ) |