Performance and Resource Utilization for Mutex v2.1

Vivado Design Suite Release 2023.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_ASYNC_CLKS
C_NUM_AXI
C_ENABLE_USER
C_ENABLE_HW_PROT
C_NUM_MUTEX
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7a200t fbg676 -3 Configuration 01 0 1 0 0 1 S0_AXI_ACLK=100 N/A NOT FOUND 33 49 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 02 0 1 0 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 28 49 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 03 0 1 1 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 39 151 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 04 0 1 0 0 16 S0_AXI_ACLK=100 N/A NOT FOUND 43 44 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 05 0 1 0 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 44 44 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 06 0 1 1 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 92 114 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 07 0 2 1 1 16 S0_AXI_ACLK S1_AXI_ACLK=100 N/A NOT FOUND 131 235 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 08 0 4 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK=100 N/A NOT FOUND 205 392 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 09 0 8 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK S4_AXI_ACLK S5_AXI_ACLK S6_AXI_ACLK S7_AXI_ACLK=100 N/A NOT FOUND 321 705 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 10 1 2 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 N/A NOT FOUND 130 239 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 11 1 4 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 N/A NOT FOUND 204 404 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 12 1 8 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 S4_AXI_ACLK=100 S5_AXI_ACLK=100 S6_AXI_ACLK=100 S7_AXI_ACLK=100 N/A NOT FOUND 324 733 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Default S0_AXI_ACLK S1_AXI_ACLK=332 S0_AXI_ACLK 332 78 95 0 0 0 PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_ASYNC_CLKS
C_NUM_AXI
C_ENABLE_USER
C_ENABLE_HW_PROT
C_NUM_MUTEX
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -3 Configuration 01 0 1 0 0 1 S0_AXI_ACLK=100 N/A NOT FOUND 33 49 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 02 0 1 0 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 28 49 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 03 0 1 1 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 39 151 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 04 0 1 0 0 16 S0_AXI_ACLK=100 N/A NOT FOUND 44 44 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 05 0 1 0 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 43 44 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 06 0 1 1 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 92 114 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 07 0 2 1 1 16 S0_AXI_ACLK S1_AXI_ACLK=100 N/A NOT FOUND 131 235 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 08 0 4 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK=100 N/A NOT FOUND 204 392 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 09 0 8 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK S4_AXI_ACLK S5_AXI_ACLK S6_AXI_ACLK S7_AXI_ACLK=100 N/A NOT FOUND 322 705 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 10 1 2 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 N/A NOT FOUND 129 239 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 11 1 4 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 N/A NOT FOUND 204 404 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 12 1 8 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 S4_AXI_ACLK=100 S5_AXI_ACLK=100 S6_AXI_ACLK=100 S7_AXI_ACLK=100 N/A NOT FOUND 323 733 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Default S0_AXI_ACLK S1_AXI_ACLK=468 S0_AXI_ACLK 468 89 95 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_ASYNC_CLKS
C_NUM_AXI
C_ENABLE_USER
C_ENABLE_HW_PROT
C_NUM_MUTEX
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 3 Configuration 01 0 1 0 0 1 S0_AXI_ACLK=100 N/A NOT FOUND 32 49 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 02 0 1 0 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 32 49 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 03 0 1 1 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 48 151 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 04 0 1 0 0 16 S0_AXI_ACLK=100 N/A NOT FOUND 38 44 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 05 0 1 0 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 37 44 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 06 0 1 1 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 69 114 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 07 0 2 1 1 16 S0_AXI_ACLK S1_AXI_ACLK=100 N/A NOT FOUND 105 235 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 08 0 4 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK=100 N/A NOT FOUND 174 392 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 09 0 8 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK S4_AXI_ACLK S5_AXI_ACLK S6_AXI_ACLK S7_AXI_ACLK=100 N/A NOT FOUND 286 705 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 10 1 2 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 N/A NOT FOUND 106 239 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 11 1 4 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 N/A NOT FOUND 174 404 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Configuration 12 1 8 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 S4_AXI_ACLK=100 S5_AXI_ACLK=100 S6_AXI_ACLK=100 S7_AXI_ACLK=100 N/A NOT FOUND 290 733 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 3 Default S0_AXI_ACLK S1_AXI_ACLK=615 S0_AXI_ACLK 615 79 95 0 0 0 PRODUCTION 1.25 12-04-2018

Versal ACAP

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_ASYNC_CLKS
C_NUM_AXI
C_ENABLE_USER
C_ENABLE_HW_PROT
C_NUM_MUTEX
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 vsva2197 3HP Configuration 01 0 1 0 0 1 S0_AXI_ACLK=100 N/A NOT FOUND 23 49 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 02 0 1 0 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 23 49 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 03 0 1 1 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 36 151 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 04 0 1 0 0 16 S0_AXI_ACLK=100 N/A NOT FOUND 34 44 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 05 0 1 0 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 36 44 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 06 0 1 1 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 65 114 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 07 0 2 1 1 16 S0_AXI_ACLK S1_AXI_ACLK=100 N/A NOT FOUND 101 235 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 08 0 4 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK=100 N/A NOT FOUND 168 392 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 09 0 8 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK S4_AXI_ACLK S5_AXI_ACLK S6_AXI_ACLK S7_AXI_ACLK=100 N/A NOT FOUND 287 705 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 10 1 2 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 N/A NOT FOUND 101 239 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 11 1 4 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 N/A NOT FOUND 171 404 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Configuration 12 1 8 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 S4_AXI_ACLK=100 S5_AXI_ACLK=100 S6_AXI_ACLK=100 S7_AXI_ACLK=100 N/A NOT FOUND 287 733 0 0 0 PRODUCTION 2.12 2023-09-01
xcvc1902 vsva2197 3HP Default S0_AXI_ACLK S1_AXI_ACLK=438 S0_AXI_ACLK 438 63 95 0 0 0 PRODUCTION 2.12 2023-09-01

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_ASYNC_CLKS
C_NUM_AXI
C_ENABLE_USER
C_ENABLE_HW_PROT
C_NUM_MUTEX
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1761 -3 Configuration 01 0 1 0 0 1 S0_AXI_ACLK=100 N/A NOT FOUND 33 49 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 02 0 1 0 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 28 49 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 03 0 1 1 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 39 151 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 04 0 1 0 0 16 S0_AXI_ACLK=100 N/A NOT FOUND 44 44 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 05 0 1 0 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 44 44 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 06 0 1 1 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 91 114 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 07 0 2 1 1 16 S0_AXI_ACLK S1_AXI_ACLK=100 N/A NOT FOUND 131 235 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 08 0 4 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK=100 N/A NOT FOUND 205 392 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 09 0 8 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK S4_AXI_ACLK S5_AXI_ACLK S6_AXI_ACLK S7_AXI_ACLK=100 N/A NOT FOUND 322 705 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 10 1 2 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 N/A NOT FOUND 130 239 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 11 1 4 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 N/A NOT FOUND 204 404 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 12 1 8 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 S4_AXI_ACLK=100 S5_AXI_ACLK=100 S6_AXI_ACLK=100 S7_AXI_ACLK=100 N/A NOT FOUND 323 733 0 0 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Default S0_AXI_ACLK S1_AXI_ACLK=475 S0_AXI_ACLK 475 89 95 0 0 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
C_ASYNC_CLKS
C_NUM_AXI
C_ENABLE_USER
C_ENABLE_HW_PROT
C_NUM_MUTEX
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 3 Configuration 01 0 1 0 0 1 S0_AXI_ACLK=100 N/A NOT FOUND 32 49 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 02 0 1 0 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 32 49 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 03 0 1 1 1 1 S0_AXI_ACLK=100 N/A NOT FOUND 48 151 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 04 0 1 0 0 16 S0_AXI_ACLK=100 N/A NOT FOUND 39 44 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 05 0 1 0 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 36 44 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 06 0 1 1 1 16 S0_AXI_ACLK=100 N/A NOT FOUND 69 114 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 07 0 2 1 1 16 S0_AXI_ACLK S1_AXI_ACLK=100 N/A NOT FOUND 105 235 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 08 0 4 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK=100 N/A NOT FOUND 174 392 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 09 0 8 1 1 16 S0_AXI_ACLK S1_AXI_ACLK S2_AXI_ACLK S3_AXI_ACLK S4_AXI_ACLK S5_AXI_ACLK S6_AXI_ACLK S7_AXI_ACLK=100 N/A NOT FOUND 283 705 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 10 1 2 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 N/A NOT FOUND 106 239 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 11 1 4 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 N/A NOT FOUND 177 404 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Configuration 12 1 8 1 1 16 S0_AXI_ACLK=100 S1_AXI_ACLK=100 S2_AXI_ACLK=100 S3_AXI_ACLK=100 S4_AXI_ACLK=100 S5_AXI_ACLK=100 S6_AXI_ACLK=100 S7_AXI_ACLK=100 N/A NOT FOUND 288 733 0 0 0 PRODUCTION 1.27 12-04-2018
xcvu065 ffvc1517 3 Default S0_AXI_ACLK S1_AXI_ACLK=600 S0_AXI_ACLK 600 83 95 0 0 0 PRODUCTION 1.27 12-04-2018

COPYRIGHT

Copyright 2023 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.