Performance and Resource Utilization for Soft ECC Proxy v1.1

Vivado Design Suite Release 2026.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Resource figures are taken from the utilization report issued at the end of implementation using the Out-of-Context flow in Vivado Design Suite.
The Out-of-Context IP constraints include HD.CLK_SRC properties as required to ensure correct hold timing closure: these properties are enabled using the Tcl command: set_param ips.includeClockLocationConstraints true
Maximum frequency is measured using the Out-of-Context flow to synthesize and implement the IP instance in isolation. This ensures that the design is not distorted in order to route to device pins.
Maximum frequency is the result of a binary search of attempted clock period constraints. The reported figure is the highest frequency at which the design met timing.
Maximum frequency is determined for one clock input, while other clock inputs have fixed frequencies. The fixed clocks and their frequencies are stated for each test case.
LUT figures do not include LUTs used as pack-thrus, but do include LUTs used as memory.
Default Vivado Design Suite 2026.1 settings were used. You may be able to improve on these figures using different settings. Because surrounding circuitry will affect placement and timing, no guarantee can be given that these figures will be repeatable in a larger design.

Versal ACAP

Part Information			Configuration Parameters														Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	AXI_ID_WIDTH	AXI_ADDR_WIDTH	AXI_DATA_WIDTH	AXI_AWUSER_WIDTH	AXI_WUSER_WIDTH	AXI_BUSER_WIDTH	AXI_ARUSER_WIDTH	AXI_RUSER_WIDTH	OUTSTANDING_SUPPORT_RD	ECC_TYPE	EN_ERROR_INJECT	EN_SLV_ERR_RSP	Fixed clocks (MHz)	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	Ultra RAMs	36k BRAMs	18k BRAMs	Speedfile Status
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wosr_512	32	64	512	32	32	32	32	32	16	hamming	true	false	inst/s_aclk=563	s_aclk	563	5970	6861	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_64	32	64	64	32	32	32	32	32	16	hamming	true	false	inst/s_aclk=438	s_aclk	438	1202	1847	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_ham_wosr_8	32	64	8	32	32	32	32	32	16	hamming	true	false	inst/s_aclk=696	s_aclk	696	691	1296	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_default	32	64	32	32	32	32	32	32	16	hamming	true	false	inst/s_aclk=500	s_aclk	500	862	1486	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wosr_woei_512	32	64	512	32	32	32	32	32	16	hamming	false	false	inst/s_aclk=571	s_aclk	571	4999	6602	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wosr_woei_64	32	64	64	32	32	32	32	32	16	hamming	false	false	inst/s_aclk=618	s_aclk	618	1077	1835	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_woei_8	32	64	8	32	32	32	32	32	16	hamming	false	false	inst/s_aclk=516	s_aclk	516	669	1250	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_woei_default	32	64	32	32	32	32	32	32	16	hamming	false	false	inst/s_aclk=446	s_aclk	446	919	1373	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_ham_wsr_512	32	64	512	32	32	32	32	32	16	hamming	true	true	inst/s_aclk=508	s_aclk	508	5564	6489	0	0	0	0	PRODUCTION 2.04 2026-03-17
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_ham_wsr_64	32	64	64	32	32	32	32	32	16	hamming	true	true	inst/s_aclk=602	s_aclk	602	1245	1865	0	0	0	0	PRODUCTION 2.04 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wsr_8	32	64	8	32	32	32	32	32	16	hamming	true	true	inst/s_aclk=727	s_aclk	727	674	1122	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	viva1596	2HP	soft_ecc_proxy_conf_ham_wsr_default	32	64	32	32	32	32	32	32	16	hamming	true	true	inst/s_aclk=782	s_aclk	782	930	1535	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wsr_woei_512	32	64	512	32	32	32	32	32	16	hamming	false	true	inst/s_aclk=383	s_aclk	383	4863	6440	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wsr_woei_64	32	64	64	32	32	32	32	32	16	hamming	false	true	inst/s_aclk=665	s_aclk	665	1139	1856	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wsr_woei_8	32	64	8	32	32	32	32	32	16	hamming	false	true	inst/s_aclk=563	s_aclk	563	649	1100	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_ham_wsr_woei_default	32	64	32	32	32	32	32	32	16	hamming	false	true	inst/s_aclk=618	s_aclk	618	855	1487	0	0	0	0	PRODUCTION 2.04 2026-03-17
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_hsiao_wosr_512	32	64	512	32	32	32	32	32	16	HSIAO	true	false	inst/s_aclk=540	s_aclk	540	5246	6380	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_64	32	64	64	32	32	32	32	32	16	HSIAO	true	false	inst/s_aclk=485	s_aclk	485	1128	1767	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_8	32	64	8	32	32	32	32	32	16	HSIAO	true	false	inst/s_aclk=532	s_aclk	532	647	1249	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_hsiao_wosr_default	32	64	32	32	32	32	32	32	16	HSIAO	true	false	inst/s_aclk=688	s_aclk	688	870	1315	0	0	0	0	PRODUCTION 2.04 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_512	32	64	512	32	32	32	32	32	16	HSIAO	false	false	inst/s_aclk=399	s_aclk	399	4543	6276	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_64	32	64	64	32	32	32	32	32	16	HSIAO	false	false	inst/s_aclk=485	s_aclk	485	996	1767	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_8	32	64	8	32	32	32	32	32	16	HSIAO	false	false	inst/s_aclk=508	s_aclk	508	591	1240	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_default	32	64	32	32	32	32	32	32	16	HSIAO	false	false	inst/s_aclk=532	s_aclk	532	785	1283	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_hsiao_wsr_512	32	64	512	32	32	32	32	32	16	HSIAO	true	true	inst/s_aclk=524	s_aclk	524	5225	6338	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_hsiao_wsr_64	32	64	64	32	32	32	32	32	16	HSIAO	true	true	inst/s_aclk=704	s_aclk	704	1172	1781	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_hsiao_wsr_8	32	64	8	32	32	32	32	32	16	HSIAO	true	true	inst/s_aclk=704	s_aclk	704	667	1290	0	0	0	0	PRODUCTION 2.04 2026-03-17
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_hsiao_wsr_default	32	64	32	32	32	32	32	32	16	HSIAO	true	true	inst/s_aclk=649	s_aclk	649	847	1306	0	0	0	0	PRODUCTION 2.04 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_hsiao_wsr_woei_512	32	64	512	32	32	32	32	32	16	HSIAO	false	true	inst/s_aclk=594	s_aclk	594	4647	6326	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_hsiao_wsr_woei_64	32	64	64	32	32	32	32	32	16	HSIAO	false	true	inst/s_aclk=673	s_aclk	673	1011	1767	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_hsiao_wsr_woei_8	32	64	8	32	32	32	32	32	16	HSIAO	false	true	inst/s_aclk=665	s_aclk	665	633	1078	0	0	0	0	PRODUCTION 2.15 2026-03-17
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wsr_woei_default	32	64	32	32	32	32	32	32	16	HSIAO	false	true	inst/s_aclk=516	s_aclk	516	772	1280	0	0	0	0	PRODUCTION 2.15 2026-03-17

COPYRIGHT

Copyright 2026 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.