Performance and Resource Utilization for Soft ECC Proxy v1.1

Vivado Design Suite Release 2025.2

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Resource figures are taken from the utilization report issued at the end of implementation using the Out-of-Context flow in Vivado Design Suite.
The Out-of-Context IP constraints include HD.CLK_SRC properties as required to ensure correct hold timing closure: these properties are enabled using the Tcl command: set_param ips.includeClockLocationConstraints true
Maximum frequency is measured using the Out-of-Context flow to synthesize and implement the IP instance in isolation. This ensures that the design is not distorted in order to route to device pins.
Maximum frequency is the result of a binary search of attempted clock period constraints. The reported figure is the highest frequency at which the design met timing.
LUT figures do not include LUTs used as pack-thrus, but do include LUTs used as memory.
Default Vivado Design Suite 2025.2 settings were used. You may be able to improve on these figures using different settings. Because surrounding circuitry will affect placement and timing, no guarantee can be given that these figures will be repeatable in a larger design.

versal

Part Information			Configuration Parameters													Performance and Resource Utilization
Device	Package	Speed Grade	Configuration Name	AXI_ID_WIDTH	AXI_ADDR_WIDTH	AXI_DATA_WIDTH	AXI_AWUSER_WIDTH	AXI_WUSER_WIDTH	AXI_BUSER_WIDTH	AXI_ARUSER_WIDTH	AXI_RUSER_WIDTH	OUTSTANDING_SUPPORT_RD	ECC_TYPE	EN_ERROR_INJECT	EN_SLV_ERR_RSP	Clock Input	Fmax (MHz)	LUTs	FFs	DSPs	Ultra RAMs	36k BRAMs	18k BRAMs	Speedfile Status
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wosr_512	32	64	512	32	32	32	32	32	16	hamming	true	false	s_aclk	579	5810	6756	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_64	32	64	64	32	32	32	32	32	16	hamming	true	false	s_aclk	462	1231	1861	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_ham_wosr_8	32	64	8	32	32	32	32	32	16	hamming	true	false	s_aclk	750	703	1274	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_default	32	64	32	32	32	32	32	32	16	hamming	true	false	s_aclk	508	897	1473	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wosr_woei_512	32	64	512	32	32	32	32	32	16	hamming	false	false	s_aclk	563	5059	6616	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wosr_woei_64	32	64	64	32	32	32	32	32	16	hamming	false	false	s_aclk	688	1113	1835	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_woei_8	32	64	8	32	32	32	32	32	16	hamming	false	false	s_aclk	579	624	1183	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wosr_woei_default	32	64	32	32	32	32	32	32	16	hamming	false	false	s_aclk	532	901	1513	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_ham_wsr_512	32	64	512	32	32	32	32	32	16	hamming	true	true	s_aclk	500	5448	6521	0	0	0	0	PRODUCTION 2.03 2025-08-05
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_ham_wsr_64	32	64	64	32	32	32	32	32	16	hamming	true	true	s_aclk	602	1216	1838	0	0	0	0	PRODUCTION 2.03 2025-08-05
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wsr_8	32	64	8	32	32	32	32	32	16	hamming	true	true	s_aclk	813	705	1140	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	viva1596	2HP	soft_ecc_proxy_conf_ham_wsr_default	32	64	32	32	32	32	32	32	16	hamming	true	true	s_aclk	719	893	1464	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wsr_woei_512	32	64	512	32	32	32	32	32	16	hamming	false	true	s_aclk	375	4884	6435	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_ham_wsr_woei_64	32	64	64	32	32	32	32	32	16	hamming	false	true	s_aclk	641	1082	1814	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_ham_wsr_woei_8	32	64	8	32	32	32	32	32	16	hamming	false	true	s_aclk	532	646	1097	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_ham_wsr_woei_default	32	64	32	32	32	32	32	32	16	hamming	false	true	s_aclk	719	873	1334	0	0	0	0	PRODUCTION 2.03 2025-08-05
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_hsiao_wosr_512	32	64	512	32	32	32	32	32	16	HSIAO	true	false	s_aclk	556	5215	6331	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_64	32	64	64	32	32	32	32	32	16	HSIAO	true	false	s_aclk	485	1108	1767	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_8	32	64	8	32	32	32	32	32	16	HSIAO	true	false	s_aclk	540	619	1215	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_hsiao_wosr_default	32	64	32	32	32	32	32	32	16	HSIAO	true	false	s_aclk	696	857	1283	0	0	0	0	PRODUCTION 2.03 2025-08-05
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_512	32	64	512	32	32	32	32	32	16	HSIAO	false	false	s_aclk	399	4413	6207	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_64	32	64	64	32	32	32	32	32	16	HSIAO	false	false	s_aclk	477	974	1748	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_8	32	64	8	32	32	32	32	32	16	HSIAO	false	false	s_aclk	563	607	1246	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wosr_woei_default	32	64	32	32	32	32	32	32	16	HSIAO	false	false	s_aclk	532	769	1259	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_hsiao_wsr_512	32	64	512	32	32	32	32	32	16	HSIAO	true	true	s_aclk	548	5220	6342	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_hsiao_wsr_64	32	64	64	32	32	32	32	32	16	HSIAO	true	true	s_aclk	673	1080	1753	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_hsiao_wsr_8	32	64	8	32	32	32	32	32	16	HSIAO	true	true	s_aclk	719	666	1270	0	0	0	0	PRODUCTION 2.03 2025-08-05
xcvc2802	vsvh1760	2MHP	soft_ecc_proxy_conf_hsiao_wsr_default	32	64	32	32	32	32	32	32	16	HSIAO	true	true	s_aclk	704	868	1302	0	0	0	0	PRODUCTION 2.03 2025-08-05
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_hsiao_wsr_woei_512	32	64	512	32	32	32	32	32	16	HSIAO	false	true	s_aclk	571	4557	6255	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	3HP	soft_ecc_proxy_conf_hsiao_wsr_woei_64	32	64	64	32	32	32	32	32	16	HSIAO	false	true	s_aclk	688	967	1742	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	viva1596	2MP	soft_ecc_proxy_conf_hsiao_wsr_woei_8	32	64	8	32	32	32	32	32	16	HSIAO	false	true	s_aclk	712	662	1093	0	0	0	0	PRODUCTION 2.14 2025-03-24
xcvc1902	vsvd1760	1LHP	soft_ecc_proxy_conf_hsiao_wsr_woei_default	32	64	32	32	32	32	32	32	16	HSIAO	false	true	s_aclk	540	785	1267	0	0	0	0	PRODUCTION 2.14 2025-03-24

COPYRIGHT

Copyright 2025 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.