Resource Utilization for DFE PRACH v2.0

Vivado Design Suite Release 2024.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Zynq UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
NUM_BANDS
NUM_ANTENNA0
ANTENNA_INTERLEAVE0
MAX_USEABLE_CCIDS0
NUM_ANTENNA1
ANTENNA_INTERLEAVE1
MAX_USEABLE_CCIDS1
NUM_ANTENNA2
ANTENNA_INTERLEAVE2
MAX_USEABLE_CCIDS2
NUM_RACH_PER_ANTENNA
NUM_RACH_OUTPUT_LANES
SAMPLE_WIDTH_IN
TUSER0_WIDTH
TUSER1_WIDTH
TUSER2_WIDTH
TUSEROUT_WIDTH
IS_ALWAYS_ON
HAS_AXIS_CTRL
HAS_IRQ
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs DFE_PRACH Speedfile Status
xczu67dr ffve1156 2LVI rach_01 1 1 1 4 1 1 2 1 1 2 1 1 16 8 1 1 8 false false false s_axi_aclk=250 s_axis_aclk=492 1743 3269 0 2 1 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_02 1 4 2 4 1 1 2 1 1 2 16 1 16 8 1 1 8 false false false s_axi_aclk=250 s_axis_aclk=492 2059 3610 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_03 1 8 4 4 1 1 2 1 1 2 16 2 16 8 1 1 8 false false false s_axi_aclk=250 s_axis_aclk=492 2421 3945 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_04 1 4 1 8 1 1 2 1 1 2 16 1 16 8 1 1 8 false false false s_axi_aclk=250 s_axis_aclk=492 2124 3901 0 5 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_05 1 4 2 8 1 1 2 1 1 2 16 1 16 8 1 1 8 false false false s_axi_aclk=250 s_axis_aclk=492 2062 3598 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_06 1 8 4 4 1 1 2 1 1 2 16 2 16 8 1 1 8 false true false s_axi_aclk=250 s_axis_aclk=492 2686 4295 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_07 1 8 4 4 1 1 2 1 1 2 16 2 16 8 1 1 8 false true true s_axi_aclk=250 s_axis_aclk=492 2669 4277 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_08 3 8 4 2 8 4 2 8 4 2 16 2 16 4 2 2 8 false false false s_axi_aclk=250 s_axis_aclk=492 3462 5792 0 6 3 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_09 2 4 2 2 4 2 2 1 1 8 16 2 16 4 2 2 6 false false false s_axi_aclk=250 s_axis_aclk=492 2605 4753 0 4 2 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_10 1 1 1 4 1 1 2 1 1 2 1 1 16 8 1 1 8 true false false s_axi_aclk=250 s_axis_aclk=492 1304 2694 0 2 1 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_11 1 4 2 4 1 1 2 1 1 2 16 1 16 8 1 1 8 true false false s_axi_aclk=250 s_axis_aclk=492 1609 3042 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_12 1 8 4 4 1 1 2 1 1 2 16 2 16 8 1 1 8 true false false s_axi_aclk=250 s_axis_aclk=492 1962 3389 0 3 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_13 1 4 1 8 1 1 2 1 1 2 16 1 16 8 1 1 8 true false false s_axi_aclk=250 s_axis_aclk=492 1660 3346 0 5 0 1 PRODUCTION 1.30 01-25-2022
xczu67dr ffve1156 2LVI rach_14 1 4 2 8 1 1 2 1 1 2 16 1 16 8 1 1 8 true false false s_axi_aclk=250 s_axis_aclk=492 1627 3043 0 3 0 1 PRODUCTION 1.30 01-25-2022

COPYRIGHT

Copyright 2024 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.