*******************************************************************************
**  Copyright 2011 Xilinx, Inc. All rights reserved.
** This file contains confidential and proprietary information of Xilinx, Inc. and 
** is protected under U.S. and international copyright and other intellectual property laws.
*******************************************************************************
**   ____  ____ 
**  /   /\/   / 
** /___/  \  /   Vendor: Xilinx 
** \   \   \/    
**  \   \        readme.txt Version: 1.3  
**  /   /        Date Last Modified:  November 7, 2011
** /___/   /\    Date Created: March 2, 2011
** \   \  /  \   Associated Filename: rdf0125_fft_sim_tutorial.zip
**  \___\/\___\ 
** 
**   
**  Reference: ug817_fft_sim_tutorial.pdf
**  Revision History:
**       Initial release    March 2, 2011
**       version 1.2        July 28, 2011    (update for 13.2)
**	 version 1.3        November 8, 2011 (update for 13.3)
**   
*******************************************************************************
**
**  Disclaimer: 
**
**		This disclaimer is not a license and does not grant any rights to the materials 
**              distributed herewith. Except as otherwise provided in a valid license issued to you 
**              by Xilinx, and to the maximum extent permitted by applicable law: 
**              (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, 
**              AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, 
**              INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR 
**              FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract 
**              or tort, including negligence, or under any other theory of liability) for any loss or damage 
**              of any kind or nature related to, arising under or in connection with these materials, 
**              including for any direct, or any indirect, special, incidental, or consequential loss 
**              or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered 
**              as a result of any action brought by a third party) even if such damage or loss was 
**              reasonably foreseeable or Xilinx had been advised of the possibility of the same.


**  Critical Applications:
**
**		Xilinx products are not designed or intended to be fail-safe, or for use in any application 
**		requiring fail-safe performance, such as life-support or safety devices or systems, 
**		Class III medical devices, nuclear facilities, applications related to the deployment of airbags,
**		or any other applications that could lead to death, personal injury, or severe property or 
**		environmental damage (individually and collectively, "Critical Applications"). Customer assumes 
**		the sole risk and liability of any use of Xilinx products in Critical Applications, subject only 
**		to applicable laws and regulations governing limitations on product liability.

**  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

*******************************************************************************

This readme describes how to use the files that come with UG817.

*******************************************************************************

** IMPORTANT NOTE **

The files included in the associated .zip file are to be used while following the UG817 tutorial. These are for example purposes only.

File			Description

fp_fft_top.v		Wrapper that instantiates the floating point FFT core.

fp_fft_tb.v		Top-level Verilog testbench that generates test vectors
			to exercise the FFT core.

fp_fft_tb.vhd		Top-level HDL testbench that generates test vectors to exercise the FFT core.

FloatingPointFFT.xise	ISE project for this tutorial.

sim.tcl			Custom simulation command file that measures the ISim simulation time.  

fp_fft_tb.wcfg		Custom waveform configuration file.</entry>

fp_fft_tb.		ISimproject file for the command line flow.

full_compile.bat	Windows batch file to fully compile the design
			for hardware co-simulation with the Fuse command line.

full_compile.sh		linux shell script to fully compile the design for hardware co-simulation with the Fuse command line.

Sincr_compile.bat	windows batch file to incrementally compile the
			testbench for hardware co-simulation with the Fuse command line.

incr_compile.sh		linux shell script to incrementally compile the testbench 
			for hardware co-simulation with the Fuse command line.

run_isim.bat		Windows atch file to launch the &plugin_ism; simulation.

run_isim.sh		Linux shell script to launch the ISim simulation.

*******************************************************************************

