

Basic Design Analysis in the Vivado IDE Demo Script

Introduction



This demonstration script provides high-level instructions on the AMD Vivado™ IDE visualization features used to analyze the design.


Preparation:

- Required files: \$TRAINING_PATH/Basic_Dsgn_Analysis/demo/KCU105/verilog
- Required hardware: None
- Supporting materials: None

Basic Design Analysis

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none">• Launch the Vivado Design Suite.• Unzip the project using the Tcl Console:<pre>exec unzip \$::env(TRAINING_PATH) / Basic_Dsgn_Analysis/demo/KCU105/ verilog.zip -d \$::env(TRAINING_PATH)/Basic_Dsgn_ _Analysis/demo/KCU105/verilog</pre>	<ul style="list-style-type: none">• The Getting Started page provides links to:<ul style="list-style-type: none">• Create a new project• Open an existing project• Open example projects• Manage IP• Open the hardware manager• Visit the Vivado Store• View documentation and QuickTake videos for the Vivado Design Suite
<ul style="list-style-type: none">• Open the wave_gen.xpr project from the following directory:<pre>\$TRAINING_PATH/Basic_Dsgn_ Analysis/demo/KCU105/verilog</pre>	<ul style="list-style-type: none">• The Open Project link in the Getting Started page helps you to open any existing project.
<ul style="list-style-type: none">• Open the synthesized design for design analysis.	<ul style="list-style-type: none">• The Vivado IDE allows different ways of opening a synthesized design.• You can open a synthesized design via:<ul style="list-style-type: none">• The Flow Navigator• The Tcl Console

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Select the Netlist window (if it is not already selected). 	<ul style="list-style-type: none"> The Netlist window displays a hierarchical view of the synthesized design, including: <ul style="list-style-type: none"> Nets Leaf cells The RTL Netlist window displays the hierarchical view of the elaborated design.
<ul style="list-style-type: none"> Generate the Schematic from Synthesis > Open Synthesized Design. 	<ul style="list-style-type: none"> The Schematic viewer allows you to perform selective exploration and expansion of the logical design.
<ul style="list-style-type: none"> Select any object in the Schematic tab to see the cross selection of the same object in the Netlist window. 	<ul style="list-style-type: none"> The Vivado IDE allows you to cross-select objects between windows. For example, if you select any object in the schematic, the same object will be highlighted in the Netlist window.
<ul style="list-style-type: none"> Right-click the selected object in the Netlist window to see the pop-up menu. Select Show Hierarchy to see the hierarchy of the selected object in the design hierarchy. 	<ul style="list-style-type: none"> The Hierarchy viewer displays the graphical representation of the logic hierarchy of the design. For a better view, select the Mark option.
<ul style="list-style-type: none"> Select any object in the Netlist window to notice the same object highlighted in both the Hierarchy viewer and Schematic viewer. Enable the Auto Fit Selection icon () to see the best view of the selected objects in the Schematic and Device viewer. 	<ul style="list-style-type: none"> The visualization features of the Vivado IDE (such as the Schematic, Hierarchy, and Device views) help you to analyze the design completely.
<ul style="list-style-type: none"> Close the synthesized design. 	
<ul style="list-style-type: none"> Open the implemented design. Click OK in the Critical Warnings dialog box. 	<ul style="list-style-type: none"> The implemented design shows placed and routed device resources, such as slices, CLB, block RAMs.
<ul style="list-style-type: none"> Select the Device viewer (if it is not already selected) to see the placed and routed design. Hint: Enable the Routing Resources icon () to see the routing resources and connectivity of the design. 	<ul style="list-style-type: none"> The Device window main graphical interface is used for floorplanning, etc.

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Zoom into the Device viewer to see the placed and routed resource. For example, go to uart_rx_i0 > uart_rx_ctl_i0 > Leaf Cells > bit_cnt_reg[0] in the netlist window to see the following cell. 	
<ul style="list-style-type: none"> Select any resource in the Device viewer to notice the same object selected in the Netlist window. Right-click the selected object and select the Go To Source, Schematic, and Show Connectivity options to explore the design analysis features in the Device view. 	<ul style="list-style-type: none"> This allows cross-probing of the cells and paths back to RTL sources, the schematic, and its connectivity.
<ul style="list-style-type: none"> Close the implemented design. 	<ul style="list-style-type: none"> You can close the implemented design in various ways via: <ul style="list-style-type: none"> Project status bar Tcl Console Menu bar Flow Navigator Enter <code>close_design</code> in the Tcl Console. Or Click the X in the project status bar to close the implemented design.
<ul style="list-style-type: none"> Select File > Exit. 	<ul style="list-style-type: none"> This option closes the Vivado Design Suite.

Summary

In this demo, you walked through the various design analysis features of Vivado IDE, such as the Schematic viewer, Hierarchy viewer, and Netlist window that help in analyzing the design.

References:

- Supporting materials
 - *Vivado Design Suite User Guide: Design Analysis and Closure Techniques* (UG906)