

Clock Group Constraints Demo Script

Introduction

This demonstration script provides high-level instructions on how to apply clock group constraints to a design using the AMD Vivado™ Design Suite.


Preparation:

- Required files: \$TRAINING_PATH/Clk_Group_Constr/demo/KCU105/verilog
- Required hardware: None
- Supporting materials: None

Clock Group Constraints

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> • Launch the Vivado Design Suite. • Unzip the project using the Tcl Console: <pre>exec unzip \$::env(TRAINING_PATH)/ Clk_Group_Constr/demo/KCU105/ verilog.zip -d \$::env(TRAINING_PATH)/ Clk_Group_Constr/demo/KCU105/ verilog</pre> 	
<ul style="list-style-type: none"> • Open the wave_gen.xpr design located from the following directory: <pre>\$TRAINING_PATH/Clk_Group_Constr/demo/KCU105/verilog</pre> 	
<ul style="list-style-type: none"> • Open the synthesized design. 	<p>Timing is not being met in the provided design. This is because of asynchronous clock groups.</p>
<ul style="list-style-type: none"> • Click Report Clock Interaction to generate the Clock Interaction report. 	<p>The Clock Interaction report analyzes the timing paths that cross one clock domain into another clock domain.</p> <p>When clock frequencies are not integral multiples, such inter-clock domain paths may have unrealistic and stringent timing requirements. Such inter-clock paths are generally designed as asynchronous paths.</p>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Analyze the clock interaction. 	<p>The display shows a grid of clock interaction. Each cell in the grid corresponds to a specific source clock (listed at the left of the grid) and a specific destination clock (listed at the top of the grid). Each cell is colored to indicate the timing/constraint status of that inter-clock path.</p>
<ul style="list-style-type: none"> Review the path between <code>clk_out1_clk_core</code> and <code>clk_out2_clk_core</code>. 	<p>When the clock frequencies are not integral multiples, such paths are designed as if asynchronous, in which case they can be marked as asynchronous clock groups (or marked as false paths).</p>
<ul style="list-style-type: none"> Enter <code>join [get_timing_paths -from [get_clocks clk_out1_clk_core] -to [get_clocks clk_out2_clk_core] -max_paths 200]</code> in the Tcl console. Enter <code>join [get_timing_paths -from [get_clocks clk_out2_clk_core] -to [get_clocks clk_out1_clk_core] -max_paths 200]</code> in the Tcl console. Close the Clock Interaction report. 	<p>This first command lists the paths from <code>clk_out1_clk_core</code> to <code>clk_out2_clk_core</code>.</p> <p>The second command will not return any paths as there are no paths from <code>clk_out2_clk_core</code> to <code>clk_out1_clk_core</code>.</p> <p>The list helps you to identify the paths and ascertain that these paths can safely be marked as asynchronous.</p>
<ul style="list-style-type: none"> Select Edit Timing Constraints from Synthesis > Open Synthesized Design to launch the Timing Constraints Editor and specify the asynchronous clock groups. 	<p>The Timing Constraints Editor enables you to create timing constraints. It analyzes the design for missing timing constraints.</p>
<ul style="list-style-type: none"> Double-click Set Clock Groups(0). Click on Browse next to Group1. 	<p>You can specify asynchronous clock group constraints in this category.</p>
<ul style="list-style-type: none"> Enter the search option as NAME CONTAINS *clk_out1* in the Group1 field. Click Find and select <code>clk_out1_clk_core</code> by clicking  to add and click Set. 	<p>To apply the asynchronous clock group constraint, you need to specify another clock group.</p>
<ul style="list-style-type: none"> Add another group of clocks by clicking the + icon. Repeat the same steps to search for <code>*clk_out2*</code> in the Group2 field and add <code>clk_out2_clk_core</code>. Click Set. 	<p>Selecting the asynchronous option is necessary to specify this constraint.</p>

Action with Description	Point of Emphasis and Key Takeaway
	
<ul style="list-style-type: none"> Save the wave_gen_timing.xdc constraints file. 	<p>Now you have assigned the clock group constraint in the <i>wave_gen_timing.xdc</i> constraint file.</p>
<ul style="list-style-type: none"> Click Report Clock Interaction again to verify the user-ignored paths. 	<p>Check that the inter-clock paths are now displayed as user-ignored paths in blue, confirming the application of asynchronous clock groups between <i>clk_out1_clk_core</i> and <i>clk_out2_clk_core</i>.</p> <p>Two clocks are said to be asynchronous when it is impossible to determine the relative phase between them.</p>
<ul style="list-style-type: none"> Close the synthesized design. 	
<ul style="list-style-type: none"> Close the Vivado Design Suite. 	

Summary

This demo analyzed clock interaction between the clocks and illustrated how to create an asynchronous clock group constraint in the design.

References:

- Supporting materials
 - *Vivado Design Suite User Guide (Using Constraints)* (UG903)
 - *Vivado Design Suite User Guide (Design Analysis and Closure Techniques)* (UG906).