

# Using an IP Container Demo Script

## Introduction

This demonstration introduces the IP flow, including the core container feature.


### Preparation:

- Required files: \$TRAINING\_PATH/Core\_Container/demo/KCU105/verilog
- Required hardware: None
- Supporting materials: None

## Using an IP Container

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>• Launch the Vivado™ Design Suite.</li> <li>• Unzip the project using the Tcl Console:  <pre>exec unzip \$::env(TRAINING_PATH) / Core_Container/demo/KCU105/ verilog.zip -d \$::env(TRAINING_PATH) / Core_Container/demo/KCU105/ verilog</pre> </li> </ul>	
<ul style="list-style-type: none"> <li>• Open the <b>wave_gen.xpr</b> project from the following directory:  <pre>\$TRAINING_PATH/Core_Container/ demo/KCU105/verilog</pre> </li> </ul>	<ul style="list-style-type: none"> <li>• You can easily open an existing Vivado IDE project via the Getting Started page.</li> </ul>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Go to <b>IP Sources</b> in the Sources window.</li> <li>Examine the output products that are generated.</li> <li>Expand the <b>char_fifo</b> and <b>clk_core</b> folders if needed.</li> </ul>	<ul style="list-style-type: none"> <li>The IP Sources window shows the generated output products.</li> <li>By default, our IP will generate: <ul style="list-style-type: none"> <li>An instantiation template</li> <li>Synthesis files <ul style="list-style-type: none"> <li>Constraints files associated with synthesis</li> </ul> </li> <li>Simulation files <ul style="list-style-type: none"> <li>Simulation sources associated with IP</li> </ul> </li> <li>Change log</li> <li>Design checkpoint (.dcp) <ul style="list-style-type: none"> <li>Synthesizes the IP and generates the DCP file in OOC mode</li> </ul> </li> <li>Simulation netlist and stub files</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>Observe the directory structure of the generated output products for the IP. <ul style="list-style-type: none"> <li>Browse to the <code>\$TRAINING_PATH/Core_Container/demo/KCU105/verilog/wave_gen.srcs/sources_1/ip</code> directory.</li> <li>Notice that there are two directories for each IP.</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>The <i>clk_core</i> directory contains the output products for the <i>clk_core</i> IP.</li> <li>The <i>char_fifo</i> directory contains the output products for the <i>char_fifo</i> IP.</li> </ul>
<ul style="list-style-type: none"> <li>Enable the core container feature for the <i>char_fifo</i> IP and observe the single file (.xcix) representation for the IP. <ul style="list-style-type: none"> <li>Right-click <b>char_fifo</b> in the IP Sources window and select <b>Enable Core Container</b>.</li> <li>Browse to the <code>\$TRAINING_PATH/Core_Container/demo/KCU105/verilog/wave_gen.srcs/sources_1/ip</code> directory.</li> <li>Notice the XCIX file that is generated.</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>The core container feature helps simplify working with revision control systems by providing a single file representation of an IP.</li> <li>This optional feature allows you to have IP and all generated output files contained in one compressed binary file with the extension XCIX.</li> <li>When the core container feature is enabled for an existing IP, the XCIX file replaces the IP directory and the output products.</li> <li>Enabling the core container for an IP changes the on-disk representation of that IP instance; the internal representation for the IP remains the same within the Vivado Design Suite.</li> </ul>

Action with Description	Point of Emphasis and Key Takeaway
	
<ul style="list-style-type: none"> <li>Examine the output products for the <i>char_fifo</i> IP in the IP Sources tab of the Sources view.                     <ul style="list-style-type: none"> <li>Select the <b>IP Sources</b> tab in the Sources window.</li> <li>Expand the <b>char_fifo</b> and <b>clk_core</b> folders and observe that the output products for both IPs are the same.</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>Within the Vivado IDE Sources view the two IP appear the same, both listing the output products, all of which can be opened for viewing from within the Vivado IDE.</li> <li>On disk there is a folder for <i>clk_core</i> and the single XCIX file for the <i>char_fifo</i> IP.</li> <li>When an IP uses core container, the Vivado Design Suite reads the IP source files needed during synthesis and implementation from this single XCIX file. The files are not extracted to a temporary directory; they are read directly from the XCIX file.</li> </ul>
<ul style="list-style-type: none"> <li>Select <b>File &gt; Exit</b> to close the Vivado Design Suite.</li> </ul>	

## Summary

This demonstration showed you how to use the core container feature.

References:

- Supporting materials
  - Vivado Design Suite User Guide: Designing with IP* (UG896)
  - Using Core Containers for IP Quick Take video (<https://www.xilinx.com/video/hardware/using-core-containers-for-ip.html>)