uart_rx_i0_meta_harden_0_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_meta_harden_0_0/sim/uart_rx_i0_meta_harden_0_0.vhd,
uart_rx_i0_uart_baud_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_uart_baud_gen_0_0/sim/uart_rx_i0_uart_baud_gen_0_0.vhd,
uart_rx_i0_uart_rx_ctl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_uart_rx_ctl_0_0/sim/uart_rx_i0_uart_rx_ctl_0_0.vhd,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../uart_rx.gen/sources_1/bd/uart_rx_i0/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v,
uart_rx_i0_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_xlconstant_0_0/sim/uart_rx_i0_xlconstant_0_0.v,
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_util_ds_buf_0_0/util_ds_buf.vhd,
uart_rx_i0_util_ds_buf_0_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_util_ds_buf_0_0/sim/uart_rx_i0_util_ds_buf_0_0.vhd,
uart_rx_i0_led_ctl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_led_ctl_0_0/sim/uart_rx_i0_led_ctl_0_0.vhd,
uart_rx_i0_meta_harden_1_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_meta_harden_1_0/sim/uart_rx_i0_meta_harden_1_0.vhd,
uart_rx_i0_meta_harden_2_0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/ip/uart_rx_i0_meta_harden_2_0/sim/uart_rx_i0_meta_harden_2_0.vhd,
uart_rx_i0.vhd,vhdl,xil_defaultlib,../../../bd/uart_rx_i0/sim/uart_rx_i0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v

//<copyright-disclaimer-start>
//  **************************************************************************************************************
//  * © 2026 Advanced Micro Devices, Inc. All rights reserved.                                                   *
//  * DISCLAIMER                                                                                                 *
//  * The information contained herein is for informational purposes only, and is subject to change              *
//  * without notice. While every precaution has been taken in the preparation of this document, it              *
//  * may contain technical inaccuracies, omissions and typographical errors, and AMD is under no                *
//  * obligation to update or otherwise correct this information.  Advanced Micro Devices, Inc. makes            *
//  * no representations or warranties with respect to the accuracy or completeness of the contents of           *
//  * this document, and assumes no liability of any kind, including the implied warranties of noninfringement,  *
//  * merchantability or fitness for particular purposes, with respect to the operation or use of AMD            *
//  * hardware, software or other products described herein.  No license, including implied or                   *
//  * arising by estoppel, to any intellectual property rights is granted by this document.  Terms and           *
//  * limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement     *
//  * between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18                               *
//  *                                                                                                            *
//  **************************************************************************************************************
//<copyright-disclaimer-end>
